[1]唐龙飞,田泽,邵刚. 一种多协议统一架构CMOS Serdes发送器电路设计[J].计算机技术与发展,2015,25(05):131-134.
　TANG Long-fei,TIAN Ze,SHAO Gang. Design of a Multi Protocol Unified Architecture CMOS Serdes Transmitter Circuit[J].,2015,25(05):131-134.
点击复制

 一种多协议统一架构CMOS Serdes发送器电路设计()

《计算机技术与发展》[ISSN:1006-6977/CN:61-1281/TN]

卷:
25
期数:
2015年05期
页码:
131-134
栏目:
应用开发研究
出版日期:
2015-05-10

文章信息/Info

Title:
 Design of a Multi Protocol Unified Architecture CMOS Serdes Transmitter Circuit
文章编号:
1673-629X（2015)05-0131-04
作者:
 唐龙飞; 田泽; 邵刚
 中国航空计算技术研究所
Author(s):
 TANG Long-fei; TIAN Ze; SHAO Gang
关键词:
 ; Serdes; 发送器; 低抖动; PLL
Keywords:
 ; Serdes; transmitter; low jitter; PLL
分类号:
TP31
文献标志码:
A
摘要:
 为了满足SoC系统对多种高速串行通信协议的兼容性要求，文中提出了一种最高支持3.125 Gbps的多协议统一架构Serdes发送器电路结构，并在0.13μm CMOS工艺下实现。该结构通过分频比可编程的PLL电路来产生不同频率的时钟信号，并通过差分电荷泵电路降低了的分频比可调地降低了PLL电路输出时钟信号的抖动；通过上升/下降时间控制电路来改变输出信号的上升/下降沿时间，并通过控制信号来改变驱动器的输出信号幅度以及预加重幅度，从而满足不同协议对输出信号的上升/下降时间以及输出幅度的要求。测试结果表明，该发送器电路输出信号眼图可以满足PCI-E、Fi-ber Channel、SRIO等协议的模板要求，在3.125 Gbps速率下，其随机抖动RJRMS为1.81 ps。
Abstract:
 In order to meet the compatibility requirements of SoC system for a variety of high speed serial communication protocol,pro-pose a multi protocol unified Serdes transmitter architecture which can support maximum 3. 125 Gbps and has been realized in a 0. 13 μm CMOS technology. The dividing ratio of PLL can be programmed to produce different frequency,and the jitter of the PLL output clock is reduced through differential charge pump circuit. This transmitter architecture uses rising/falling edge control circuit to change the rise/fall time of the output signal,and uses control signal to change the amplitude and pre-emphasis amplitude of the driver so as to meet the different protocols requirements. Measurement results show that the output of the transmitter can meet the eye diagram template of the PCI-E,Fiber Channel and SRIO,the random jitter of the transmitter is 1. 81 ps at the rate of 3. 125 Gbps.

相似文献/References:

[1]王查散,王东岳,高文辉.巨型数字阵列光传输系统设计[J].计算机技术与发展,2013,(08):242.
　WANG Cha-san,WANG Dong-yue,GAO Wen-hui.Design of Huge-DAR Fiber-optic Transmission System[J].,2013,(05):242.
[2]王治,田泽,黎小玉,等.一种IEEE1394物理层IP的FPGA原型验证方法[J].计算机技术与发展,2014,24(05):117.
　WANG Zhi,TIAN Ze,LI Xiao-yu,et al.FPGA Prototype Verification Method for IEEE1394 Physical Layer IP[J].,2014,24(05):117.
[3]张志宏,吴庆波,邵立松,等.基于飞腾平台TOE协议栈的设计与实现[J].计算机技术与发展,2014,24(07):1.
　ZHANG Zhi-hong,WU Qing-bo,SHAO Li-song,et al. Design and Implementation of TCP/IP Offload Engine Protocol Stack Based on FT Platform[J].,2014,24(05):1.
[4]梁文快,李毅. 改进的基因表达算法对航班优化排序问题研究[J].计算机技术与发展,2014,24(07):5.
　LIANG Wen-kuai,LI Yi. Research on Optimization of Flight Scheduling Problem Based on Improved Gene Expression Algorithm[J].,2014,24(05):5.
[5]黄静,王枫,谢志新,等. EAST文档管理系统的设计与实现[J].计算机技术与发展,2014,24(07):13.
　HUANG Jing,WANG Feng,XIE Zhi-xin,et al. Design and Implementation of EAST Document Management System[J].,2014,24(05):13.
[6]侯善江[],张代远[][][]. 基于样条权函数神经网络P2P流量识别方法[J].计算机技术与发展,2014,24(07):21.
　HOU Shan-jiang[],ZHANG Dai-yuan[][][]. P2P Traffic Identification Based on Spline Weight Function Neural Network[J].,2014,24(05):21.
[7]李璨,耿国华,李康,等. 一种基于三维模型的文物碎片线图生成方法[J].计算机技术与发展,2014,24(07):25.
　LI Can,GENG Guo-hua,LI Kang,et al. A Method of Obtaining Cultural Debris’ s Line Chart Based on Three-dimensional Model[J].,2014,24(05):25.
[8]翁鹤,皮德常. 混沌RBF神经网络异常检测算法[J].计算机技术与发展,2014,24(07):29.
　WENG He,PI De-chang. Chaotic RBF Neural Network Anomaly Detection Algorithm[J].,2014,24(05):29.
[9]刘茜[],荆晓远[],李文倩[],等. 基于流形学习的正交稀疏保留投影[J].计算机技术与发展,2014,24(07):34.
　LIU Qian[],JING Xiao-yuan[,LI Wen-qian[],et al. Orthogonal Sparsity Preserving Projections Based on Manifold Learning[J].,2014,24(05):34.
[10]尚福华,李想,巩淼. 基于模糊框架-产生式知识表示及推理研究[J].计算机技术与发展,2014,24(07):38.
　SHANG Fu-hua,LI Xiang,GONG Miao. Research on Knowledge Representation and Inference Based on Fuzzy Framework-production[J].,2014,24(05):38.
[11]胡曙凡,田泽,邵刚. 一种SerDes的高效集成可测试性设计[J].计算机技术与发展,2015,25(04):204.
　HU Shu-fan,TIAN Ze,SHAO Gang. A Highly Efficient and Integrated Design for Testability of SerDes[J].,2015,25(05):204.
[12]蔡叶芳,田泽,邵刚,等. 一种高速数模混合倒装芯片协同仿真技术研究[J].计算机技术与发展,2015,25(06):56.
　CAI Ye-fang,TIAN Ze,SHAO Gang,et al. Research on a High Speed Transceiver Co-simulation Technology with Flip-chip Package[J].,2015,25(05):56.
[13]邵刚,田泽,李世杰,等. 一种高速SERDES抖动容限的高效仿真验证方法[J].计算机技术与发展,2015,25(07):217.
　SHAO Gang,TIAN Ze,LI Shi-jie,et al. A Highly Efficient Simulation Verification Method for High Speed SERDES Jitter Tolerance[J].,2015,25(05):217.

更新日期/Last Update: 2015-07-09